

1 **REMARKS**

2 In view of the following remarks, Applicants respectfully request  
3 reconsideration and allowance of the subject application. This amendment is  
4 believed to be fully responsive to all issues raised in the February 26, 2004, Office  
5 action ("Office action").  
6

7 **Objections to the Drawings**

8 The figures were objected to for the use of abbreviation "Fig." rather than  
9 "FIG." in the view numbers. Corrected drawings are submitted herewith on separate  
10 papers for approval by the Office.  
11

12  
13 **Objections to the Claims**

14 The objection to claim 7 stated: "Claim 7, because of its particular  
15 construction, is to be treated as an independent claim. Applicant must pay the  
16 necessary additional fees."  
17

18 Claim 7 has been canceled.  
19

20 **General Discussion of Flash Technology and Cited References**

21 When a request to read or write data is made to a flash memory device, the  
22 request typically indicates a logical addresses to which the data is to be written,  
23 not a physical address. As such, flash memory devices typically have some way to  
24 map the logical addresses received to a physical addresses in the flash memory  
25

1 device. Typical flash memory devices use what is referred to as a logical-to-  
2 physical **block** mapping to perform this function.

3 In logical-to-physical **block** mapping, a logical-to-physical **block** map is  
4 used to locate a physical **block** in the flash memory that corresponds to a logical  
5 **block** address received in the write request. A sector offset or sector address  
6 included in the block address is then used to identify the particular sector where  
7 the data is to be written. Since the sector offset or sector address is identical in the  
8 logical and physical blocks, it is not necessary to use the sector offset or address  
9 when constructing or referring to the logical-to-physical **block** map.  
10

11 In contrast to logical-to-physical **block** mapping, various implementations  
12 of the present application use logical-to-physical **sector** mapping. In logical-to-  
13 physical **sector** mapping, a logical-to-physical **sector** map is used to locate a  
14 physical **sector** in the flash memory that corresponds to a logical **sector** address  
15 received in the write request. That is, a logical-to-physical **sector** map includes an  
16 entry for each logical **sector** and a corresponding physical **sector**.  
17

18 Both the Fujimoto et al. and Bruce et al. references use some form of logical-  
19 to-physical **block** map. Mitani includes a management table that “describes the  
20 correspondence between the physical and logical addresses.” Mitani does not,  
21 however, specify the types of addresses that are used in the management table  
22 (e.g., block, sector, etc.). As such, neither Mitani, nor the other cited references,  
23 describe a logical-to-physical **sector** map.  
24  
25

1 The difference between logical-to-physical sector mapping and logical-to-  
2 physical block mapping is not trivial. Logical-to-physical sector mapping allows  
3 logically contiguous data sectors to be written to non-contiguous physical sectors  
4 in the flash. This ability is exploited in the systems and methods of the present  
5 application to provide, among other things, unique methods of data handling  
6 (reading/writing), defective sector management, and wear leveling.  
7

## 8 **CLAIM REJECTIONS**

### 9 **Claims Rejected Under - 35 USC §102(b)**

10 Each of claims 1 – 44 has been rejected under 35 USC §102(b) as being  
11 anticipated by Bruce et al. (USPN 6,000,006). Additionally, each of claims 1 – 44  
12 has been rejected under 35 USC §102(b) as being anticipated by either one of Mitani  
13 (USPN 6,663,986) or Fujimoto et al. (USPN 6,377,500). Bruce et al., Mitani, and  
14 Fujimoto et al. together are referred to hereinafter collectively as the “cited  
15 references”.  
16  
17

### 18 **Discussion of Rejection**

#### 19 **Prima facie case of non-patentability not met**

20 It is Applicants’ position that the reasoning set forth in the Office action  
21 for rejecting claims 1-44 are so minimal and unspecific with respect to the  
22 claims and the cited references that the Office has failed meet its burden of  
23  
24  
25

1 presenting at least a prima facie case of non-patentability. More particularly,  
2 the Office has failed to meet its burden of proving anticipation.

3 As stated by the Court of Appeals for the Federal Circuit, “Under section  
4 102(b), anticipation requires that the prior art reference disclose, either  
5 expressly or under the principles of inherency, every limitation of the claim. . .  
6 The examiner bears the burden of presenting at least a prima facie case of  
7 anticipation. Only if that burden is met, does the burden of going forward shift  
8 to the applicant.” *In re Sun*, 31 U.S.P.Q.2D (BNA) 1451 (Fed. Cir.  
9 1993)(citations omitted)(emphasis added).

11 As stated by the Board of Patent Appeals and Interferences, “It is  
12 incumbent upon the examiner to identify wherein each and every facet of the  
13 claimed invention is disclosed in the applied reference. *Ex parte Levy*, 17  
14 USPQ2d 1461, 1462 (Bd. Pat. App. & Int’f 1990)(emphasis added).

16 Finally, as noted in § 707.06 of the Manual of Patent Examining  
17 Procedure (MPEP): “The pertinence of each reference, if not apparent, must be  
18 clearly explained and each rejected claim specified.” (emphasis added).

19 In rejecting the pending claims of the present application the Office stated:  
20

21 Claims 1 – 44 are rejected under 35 USC 102 (b) as being  
22 clearly anticipated by Bruce et al., U.S. 6,000,006.

23 *As presently written, the claims are quite broad, to the*  
24 *extent that they would have been taught by a system that utilized a*  
25

1 *random access memory to store logical-to-physical address*  
2 *mapping information for an associated flash memory, with all the*  
3 *usual procedures utilized with such a map when modification or*  
4 *erasure has occurred.* Bruce et al. taught such a system. Note  
5 Figures 4 and 6 and column 6.

6 Claims 1 – 44 are rejected under 35 USC 102 (b) as being  
7 clearly anticipated by either one of Mitani (USPN 6,663,986) or  
8 Fujimoto et al. (USPN 6,377,500).

9 *As presently written, the claims are quite broad, to the*  
10 *extent that they would have been taught by a system that utilized a*  
11 *random access memory to store logical-to-physical address*  
12 *mapping information for an associated flash memory, with all the*  
13 *usual procedures utilized with such a map when modification or*  
14 *erasure has occurred.*

15 Mitani taught such a system. Note Figure 1.

16 Fujimoto et al. taught such a system. Note Figures 1, 3 and  
17 4A.

18  
19 The above quoted two paragraphs set forth the sum total of the reasoning  
20 presented by the Office for rejecting claims 1 - 44. It should be noted that the  
21 italicized portions of the two quoted two paragraphs are identical.

22 It is Applicants' position that the reason for rejection of the claims set  
23 forth by the Office does not rise to the level of evidence that is required for a  
24 showing of anticipation. No individual claims are called out and discussed in  
25

1 the rejection. Not a single step or element of any of the claims is called out and  
2 discussed. Additionally, no particular element or step of any of the references  
3 is called out and discussed, with respect to a particular element of a claim or  
4 otherwise. With respect to the cited references, the Office merely directs the  
5 Applicants generally to a single column and two figures in Bruce et al., one  
6 figure in Mitani, and 3 figures in Fujimoto et al.

7  
8 The reasons present by the Office for rejecting claims 1-44 are so  
9 minimal and unspecific that to fully respond, the Applicants would be required  
10 to go through each reference in detail and guess at which elements and steps the  
11 Office believes correspond to the elements of the claims. Put another way, the  
12 Applicants have been given the burden of using the cited references to attempt  
13 to make out a case of anticipation against each of their own claims, and then to  
14 rebut that case. Placing such a burden of the Applicants is clearly contrary to  
15 well establish PTO practice and the law.

16  
17 It is, therefore, Applicants' position that the Office has failed to meet its  
18 burden of establishing a prima facie case of nonpatentability with respect to any  
19 of claims 1 – 44.

20  
21  
22 **Claims rejected improperly expressed**

23 As noted in § 707.07 of the Manual of Patent Examining Procedure  
24 (MPEP), "A plurality of claims should never be grouped together in a common  
25

1 rejection, unless that rejection is equally applicable to all claims in the group.”

2 (emphasis added).

3 Each of claims 1 - 44 were rejected in a single rejection, as set forth above.  
4 As such, it is Applicants’ position that the bulk rejection of claims 1 – 44 is an  
5 improper omnibus rejection.

6 With the above discussion in mind, the Applicants respectfully request that  
7 in all future Office actions relating to the present application, the Office  
8 specifically address each element of a claim individually, or at least specifically  
9 address similar claim elements from various claims as a group. Additionally,  
10 Applicants respectfully request that the Office indicate with reasonable specificity  
11 where elements of any rejected claim are believed to be shown in an applied  
12 reference.  
13

#### 14 **Discussion of Claim Rejections**

15 **Claim 1** reads as follows:  
16

- 17 1. A method comprising:  
18 receiving a request to write data to a logical sector address of a flash  
19 memory medium;  
20 selecting a physical sector address from a list of free physical sector  
21 addresses;  
22 assigning the selected free physical sector address to the logical sector  
23 address forming a corresponding relationship between the addresses;  
24  
25

1 storing the corresponding relationship between the addresses in a data  
2 structure; and

3 writing the data into a physical sector of the flash memory medium at a  
4 location indicated by the selected free physical sector address.  
5

6 **Claim 1** recites selecting a free physical sector address from a list of free  
7 physical sector addresses and writing data to a physical address indicated by the  
8 selected free physical sector address. As noted on page 13, lines 11-12 of the  
9 present application, “a free physical sector is any sector that can accept data  
10 without the need to be erased first.”  
11

12 Applicants have reviewed each of the cited references in detail and could  
13 find nothing in any of the cited references that teaches or suggests the concept of a  
14 list of free physical sector addresses, of selecting a physical sector address from a  
15 list of free physical sectors, or writing data into a physical sector at a location  
16 indicated by the selected free physical sector address, as recited in claim 1.  
17

18 Claim 1 recites assigning the selected free physical sector address to the  
19 logical sector address forming a corresponding relationship between the addresses,  
20 and storing the corresponding relationship between the addresses in a data  
21 structure. As noted above, the cited references do not teach logical-to-physical  
22 sector mapping. The concept of associating logical and physical sector addresses  
23 and storing this association in a data structure is simply not described in the cited  
24  
25



1 references. As such, the cited references do not teach either the “forming” or  
2 “storing” operations of claim 1.

3 As described, the cited references fail to teach or suggest all of the steps  
4 recited in claim 1. As such, it is believed that claim 1 is allowable over the cited  
5 references, and such allowance is respectfully requested.  
6

7 **Claims 2-6** each depend in some form from claim 1 and, therefore,  
8 necessarily include all of the steps recited in claim 1. As such, each of claims 2-6  
9 is allowable over the cited references for at least the reasons set forth with respect  
10 to claim 1. Each of claims 2-6 also specifies an additional feature or features that,  
11 together with the steps of claim 1, define a unique method that is not taught or  
12 suggested by the cited references.  
13

14  
15 **Claims 7 – 14** have been canceled.  
16

17  
18 **Claim 15** reads as follows:

19 15. A computer-readable medium having computer-executable  
20 instructions for performing steps comprising:

21 receiving a request to write data to a logical sector address of a flash  
22 memory medium;  
23  
24  
25

1 selecting a physical sector of the flash memory medium to store the data  
2 based on the ability of the physical sector to store the data without first being  
3 erased;

4 assigning a physical sector address of the selected physical sector to the  
5 logical sector address forming a corresponding relationship between the addresses;

6 storing the corresponding relationship between the addresses in a data  
7 structure;

8 writing the data into the physical sector; and

9 writing the logical sector address in the physical sector of the flash memory  
10 medium along with the data.  
11

12  
13 **Claim 15** recites, receiving a request to write data to a logical sector  
14 address and selecting a physical sector to store the data based on the ability of the  
15 physical sector to store the data without first being erased. Applicants have  
16 reviewed each of the cited references in detail and could find nothing in any of the  
17 cited references that teaches selecting a physical sector to store the data based on  
18 the ability of the physical sector to store the data without first being erased.  
19

20 Claim 15 recites assigning a physical sector address to the logical sector  
21 address forming a corresponding relationship between the addresses, and storing  
22 the corresponding relationship between the addresses in a data structure. As noted  
23 above, the concept of associating logical and physical sector addresses and storing  
24 this association in a data structure is simply not described in the cited references.  
25

1 As such, the cited references do not teach either the “forming” or “storing”  
2 operations of claim 15.

3 Claim 15 also recites writing the logical sector address in the physical  
4 sector of the flash memory medium along with the data. Applicants could find  
5 nothing in any of the cited references that teaches writing a logical sector address  
6 in a physical sector of the flash memory medium along with the data.

7 As described, the cited references fail to teach the combination of steps  
8 recited in claim 15. As such, claim 15 is believed to be allowable over the cited  
9 references, and such allowance is respectfully requested.  
10

11 **Claims 16 – 20** each depend in some form from claim 15 and, therefore,  
12 each of these claims includes all of the steps recited in claim 15. Each of claims 16  
13 – 20 is believed to be allowable over the cited references for at least the reasons  
14 set forth with respect to claim 15. Each of claims 16 – 20 also includes a step or  
15 steps in addition to the steps of claim 15. As such, each of claims 16 – 20 recites a  
16 unique combination of steps that is believed to be allowable over the cited  
17 references.  
18

19  
20 **Claim 21 has been canceled.**  
21  
22  
23  
24  
25

**Claim 22** reads as follows:

22. A method comprising:

(a) receiving a request to write data to a logical sector address of a flash memory medium;

(b) assigning a physical sector address to the logical sector address forming a corresponding relationship between the addresses;

(c) storing the corresponding relationship between the addresses in a data structure;

(d) writing the data into a physical sector of the flash memory medium at a location indicated by the physical sector address;

(e) receiving a request to rewrite updated data to the logical sector address;

(f) assigning a new physical sector address to the logical sector address forming a corresponding relationship between the new physical sector address and the logical sector address;

(g) storing the corresponding relationship between the addresses from the aforementioned paragraph (f) in the data structure;

(h) writing the updated data into a physical sector of the flash memory medium at a location indicated by the new physical sector address; and

(i) marking the physical sector address from the aforementioned paragraph (b) as dirty.

1 Claim 22 relates to, among other things, satisfying a request to write  
2 updated data to a given logical sector address by writing the updated data to a new  
3 physical sector and assigning the physical sector address of the new physical  
4 sector to the given logical sector address.

5 Applicants have been unable to locate any discussion in any of the cited  
6 references related to the general concept of handling the rewriting of updated data  
7 to a logical sector address in a flash device, much less handling the rewriting of  
8 updated data in the manner recited in claim 22. With this in mind, steps (e) – (f)  
9 are clearly not taught in any of the cited references.  
10

11 Claim 22 recites assigning a physical sector address to the logical sector  
12 address forming a corresponding relationship between the addresses, and storing  
13 the corresponding relationship between the addresses in a data structure. As noted  
14 above, the concept of associating logical and physical sector addresses and storing  
15 this association in a data structure is simply not described in the cited references.  
16 As such, the cited references do not teach either the “forming” or “storing”  
17 operations of claim 22.  
18

19 Claim 22 recites marking the physical sector address from the  
20 aforementioned paragraph (b) as dirty. As noted in the present application in the  
21 last paragraph of page 14, a dirty sector is a sector that has had its data written to  
22 another physical sector. Applicants have been unable to locate any discussion in  
23 any of the cited references related to marking a physical sector address as dirty.  
24  
25

1 As described, the cited references fail to teach or suggest the combination  
2 of steps recited in claim 22. As such, claim 22 is believed to be allowable over the  
3 cited references, and such allowance is respectfully requested.

4 **Claims 23 – 26** each depend in some form from claim 22. As such, each of  
5 claims 23-26 is necessarily allowable over the cited references for at least the  
6 reasons set forth with respect to claim 22. Each of claims 23 – 26 also includes a  
7 step or steps in addition to the steps of claim 22. As such, each of claims 23 – 26  
8 recites a unique combination of steps that is believed to be allowable over the cited  
9 references.  
10

11  
12 **Claim 27 has been canceled.**  
13

14 **Claim 28** reads as follows:

15 28. A system, comprising:

16  
17 flash medium logic, configured to store data in a physical sector of a flash  
18 memory medium;

19 a table, configured to map logical sector addresses received from a file  
20 system to physical sector addresses on the flash memory medium; and

21 flash abstraction logic, configured to ascertain a next free physical sector on  
22 a flash memory medium and assign an address associated with the free physical  
23 sector to a logical sector address associated with a write request received from the  
24 file system.  
25

1  
2 **Claim 28** recites a table that is configured to map logical sector addresses  
3 received from a file system to physical sector addresses on the flash memory  
4 medium. As previously mentioned, none of the cited references describe the use  
5 of logical-to-physical sector mapping.

6 Claim 28 also recited a flash abstraction logic that is configured to ascertain  
7 a next free physical sector on a flash memory medium and assign an address  
8 associated with the free physical sector to a logical sector address associated with  
9 a write request received from the file system. Applicants have reviewed each of  
10 the cited references in detail and could find nothing in any of the cited references  
11 that teaches ascertaining a next free physical sector to store the data based on the  
12 ability of the physical sector to store the data without first being erased.  
13

14 As described, the cited references fail to teach or suggest the combination  
15 of elements recited in claim 28. As such, claim 28 is believed to be allowable over  
16 the cited references, and such allowance is respectfully requested.  
17

18 **Claims 29 – 35** each depend in some form from claim 28. As such, each of  
19 claims 29 - 35 is necessarily allowable over the cited references for at least the  
20 reasons set forth with respect to claim 28. Each of claims 29 - 35 also recite  
21 various features in addition to the elements of claim 28. As such, each of claims  
22 29 - 35 recites a unique combination of elements that is believed to be allowable  
23 over the cited references.  
24  
25

**Claim 36** reads as follows:

1  
2 36. A computer-readable medium for a flash driver, comprising  
3 computer-executable instructions that, when executed, direct the flash driver to:  
4 receive a request to write data to a logical sector address of a flash memory  
5 medium;  
6 selecting a physical sector address from a list of free physical sector  
7 addresses;  
8 assign [[a]] the selected physical sector address to the logical sector address  
9 forming a corresponding relationship between the addresses;  
10 store the corresponding relationship between the addresses in a table; and  
11 write the data into a physical sector of the flash memory medium at a  
12 location indicated by the physical sector address.  
13

14  
15 **Claim 36** recites selecting a free physical sector address from a list of free  
16 physical sector addresses and writing data to a physical address indicated by the  
17 selected free physical sector address. As noted above with respect to claims 1,  
18 Applicants have reviewed each of the cited references in detail and could find  
19 nothing in any of the cited references that teaches or suggests the concept of a list  
20 of free physical sector addresses, of selecting a physical sector address from a list  
21 of free physical sectors, or writing data into a physical sector at a location  
22 indicated by the selected free physical sector address, as recited in claim 36.  
23  
24  
25



1 Claim 36 also recites assigning a physical sector address to the logical  
2 sector address forming a corresponding relationship between the addresses, and  
3 storing the corresponding relationship between the addresses in a data structure.  
4 As noted above, the concept of associating logical and physical sector addresses  
5 and storing this association in a data structure is simply not described in the cited  
6 references. As such, the cited references do not teach either the “forming” or  
7 “storing” operations of claim 36.

8  
9 As described, the cited references fail to teach or suggest all of the steps  
10 recited in claim 36. As such, it is believed that claim 36 is allowable over the cited  
11 references, and such allowance is respectfully requested.

12  
13 **Claim 37** reads as follows:

14 37. A computer-readable medium for a flash driver, comprising  
15 computer-executable instructions that, when executed, direct the flash driver to:

16 receive a request to write data to a logical sector address of a flash memory  
17 medium;  
18

19 assign a physical sector address to the logical sector address forming a  
20 corresponding relationship between the addresses;

21 store the corresponding relationship between the addresses in a table;

22 write the data into a physical sector of the flash memory medium at a  
23 location indicated by the physical sector address;  
24  
25

1 write the logical sector address in the physical sector of the flash memory  
2 medium along with the data;

3 if the table is erased, then scan the flash memory medium to locate the  
4 logical sector address stored with the data;

5 assign the physical sector address containing the data to the logical sector  
6 address forming a reestablished corresponding relationship between the addresses;  
7 and

8 store the reestablished corresponding relationship between the addresses in  
9 a new table.  
10

11  
12 **Claim 37** recites a computer-readable medium comprising computer-  
13 executable instructions that assign a physical sector address to a logical sector  
14 address forming a corresponding relationship between the addresses, and store the  
15 corresponding relationship between the addresses in a table. As noted above, the  
16 concept of associating logical and physical sector addresses and storing this  
17 association in a data structure is simply not described in the cited references. As  
18 such, the cited references do not teach either the “form” or “store” element of  
19 claim 37.  
20

21 The computer executable instructions of claim 37 also write the logical  
22 sector address in the physical sector of the flash memory medium along with the  
23 data. Applicants could find nothing in any of the cited references that teaches  
24  
25

1 writing a logical sector address in a physical sector of the flash memory medium  
2 along with the data.

3 The computer executable instructions of claim 37 also scan the flash  
4 memory medium to locate the logical sector address stored with the data if the  
5 table is erased, assign the physical sector address containing the data to the logical  
6 sector address forming a reestablished corresponding relationship between the  
7 addresses, and store the reestablished corresponding relationship between the  
8 addresses in a new table.

9  
10 It follows, that since the cited references do not teach storing the  
11 correspondence between logical and physical addresses in a table, or writing a  
12 logical sector address in a physical sector of the flash memory medium along with  
13 the data, the cited references likewise do not show reestablishing a new table if old  
14 table is erased, as recited in the last three elements of claim 37.

15  
16 As described, the cited references fail to teach or suggest all of the steps  
17 recited in claim 37. As such, it is believed that claim 37 is allowable over the cited  
18 references, and such allowance is respectfully requested.

19  
20 **Claim 38** reads as follows:

21 38. A system for tracking sectors in a flash memory medium,  
22 comprising:

23 means for receiving a request to retrieve data stored in the flash memory  
24 medium from a location indicated by a logical sector address;  
25

means for locating a physical sector address corresponding to the specific logical sector address in a table; and

means for reading the data stored in the flash memory medium from the physical sector address located from the table.

**Claim 38** recites means for locating a physical sector address corresponding to the specific logical sector address in a table. As previously mentioned, none of the cited references describe the use of logical-to-physical sector mapping. More particularly, the cited references do not show locating a physical sector address corresponding to the specific logical sector address in a table.

As described, the cited references fail to teach or suggest all of the steps recited in claim 38. As such, it is believed that claim 38 is allowable over the cited references, and such allowance is respectfully requested.

**Claims 39 – 44** each depend in some form from claim 38. As such, each of claims 39 - 44 is necessarily allowable over the cited references for at least the reasons set forth with respect to claim 38. Each of claims 39 - 44 also recite various features in addition to the elements of claim 38. As such, each of claims 39 - 44 recites a unique combination of elements that is believed to be allowable over the cited references.


**Conclusion**

Claims 1 – 6, 15 – 20, 22 – 26, and 28 - 44 are believed to be in condition for allowance. Applicant respectfully requests reconsideration and prompt issuance of the present application. Should any issue remain that prevents immediate issuance of the application, the Office is encouraged to contact the undersigned attorney to discuss the unresolved issue.

Respectfully Submitted,

Dated: 5-19-04

By:

  
Steven J. Spellman  
Reg. No. 45,124  
(303) 539-0265 x239